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M. Tanzid,a) M. A. Andersson,a) J. Sun, and J. Stake
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SE-412 96 Gothenburg, Sweden
(Received 3 October 2013; accepted 15 December 2013; published online 2 January 2014)
The microwave noise parameters of graphene field effect transistors (GFETs) fabricated using
chemical vapor deposition graphene with 1 lm gate length in the 2 to 8GHz range are reported.
The obtained minimum noise temperature (Tmin) is 210 to 610K for the extrinsic device and 100 to
500K for the intrinsic GFET after de-embedding the parasitic noise contribution. The GFET noise
properties are discussed in relation to FET noise models and the channel carrier transport.
Comparison shows that GFETs can reach similar noise levels as contemporary Si CMOS
technology provided a successful gate length scaling is performed. VC 2014 Author(s). All article
content, except where otherwise noted, is licensed under a Creative Commons Attribution 3.0
Unported License. [http://dx.doi.org/10.1063/1.4861115]
Graphene1 is promising as a channel material in high
frequency and low noise field effect transistors (FETs). This is
a consequence of the unique conical dispersion,2 with superior
mobility ð105 cm2=V sÞ for both type of carriers and intrinsic
saturation velocity approaching the Fermi velocity (108 cm/s).3
Since the realization of the first top-gated4 graphene field effect
transistor (GFET) considerable effort has been exerted to push
it towards higher frequencies. Nevertheless, issues such as mo-
bility degradation caused by the gate dielectric and underlying
substrate5 or high metal to graphene contact resistance6 still
remain. Hence, only after de-embedding, the highest intrinsic
fmax and fT values reported till date for a GFET are 70GHz
(Ref. 7) and 427GHz,8 respectively.
In addition to enhancing operating frequencies for envi-
sioned future graphene electronics, it is important to under-
stand the various noise processes in graphene devices. In
certain applications, such as direct detectors, graphene bene-
fits directly from its low levels of low frequency 1/f noise.9
On the other hand, when GFETs operate at microwave fre-
quencies in amplifiers, 1/f noise is less important and ther-
mally generated noise dominates. In this regime, the
performance is quantified by the minimum noise temperature
(Tmin), for high frequency operation a figure-of-merit equally
important to fT and fmax. Thus, Tmin requires to be determined
with highest possible accuracy, preferably from device level
noise measurements, which provide all four transistor noise
parameters.10 Importantly for device optimization, this ena-
bles accurate modeling which separates the thermal noise
contributions within the device, intrinsic and extrinsic, con-
tributing to Tmin. Moreover, it allows the de-embedding of
measured noise temperature using correlation matrices.11 To
date, only noise characterization of an amplifier12 and a
resistive subharmonic mixer13 utilizing GFETs have been
reported. The Tmin of 1 lm GFET made from exfoliated gra-
phene12 was predicted10 to be 330K and 75K at 1GHz
for the extrinsic and intrinsic devices, respectively.
In this paper, results obtained from noise parameter
measurements of GFETs using graphene grown by chemical
vapor deposition (CVD) are presented. Additionally, noise
models of the GFET gate and drain noise, excluding10 and
including14 correlation, are validated and the results are
related to channel carrier transport.
Graphene in this work was grown on copper foil in a
cold-wall low-pressure CVD system (Black Magic,
AIXTRON Nanoinstruments Ltd.) with CH4 as precursor gas
according to an established recipe.15 After the deposition,
graphene was transferred onto a SiO2 (300 nm)/Si substrate
following a bubbling transfer procedure.16 The schematic
diagram of GFET fabrication steps is shown in Fig. 1.
Starting with graphene on the intended substrate (Fig. 1(a)),
the GFET patterning was performed using electron beam
(e-beam) lithography in four steps. In the first step, source/
drain contacts were patterned, 1 nm Ti/15 nm Pd/100 nm Au
was evaporated by electron beam and lifted off (Fig. 1(b)).
Subsequently, two 1 nm thick Al layers were deposited and
oxidized on a hotplate at 170 C for 5 min (Fig. 1(c)). Mesas
were patterned in the next e-beam step. Oxide and graphene
were etched around the mesas by HCl and O2 plasma,
respectively (Fig. 1(d)), so that graphene remained only in
the active device region. This alignment is crucial to mini-
mize gate leakage current (IG) and also for drain-source cur-
rent (IDS) to flow only through the channel and in turn
increase transconductance (gm). The 1 nm Al evaporation
and oxidation step was repeated five times for a total thick-
ness of 10 nm for the Al2O3 gate oxide. In the subsequent
e-beam step, gate fingers were patterned and 10 nm
Ti/300 nm Au was evaporated and lifted off (Fig. 1(e)). In
the last e-beam step, larger source/drain/gate pads for
FIG. 1. Schematic of the GFET fabrication steps.
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probing were patterned and oxide was etched from the over-
lap area of the smaller contacts using HCl. Finally, 10 nm
Ti/305 nm Au was evaporated and lifted off (Fig. 1(f)). The
gate length was L¼ 1lm and the device width was
W¼ 2 30 lm. A relatively long channel length was chosen
to achieve efficient gate modulation. The access length
between gate fingers and source/drain contact was
La¼ 100 nm. The SEM image of a final device is shown in
Fig. 1(g). The small signal equivalent circuit of the device is
shown in Fig. 2, which is similar to a standard FET equivalent
circuit. The gate and drain pad resistances, Rpg and Rpd, arise
from the insufficiently insulating substrate. The intrinsic part
of the device is marked by a dashed rectangle in Fig. 2.
The measurements were performed in the 2-8GHz range
using an automated ATN electronic tuner system. The S- and
noise parameters were measured at room temperature with
an Anritsu 3797C vector network analyzer (VNA) and an
Agilent N8975A noise figure analyzer (NFA), respectively,
using a multiple impedance configuration. An optimum gate
voltage, VGS¼ 0.08V, yielding the highest possible gm at a
drain bias of VDS¼1.5V and IDS¼ 22mA was used. The
high drain bias results in a difference between the gate source
and gate drain voltages, as opposed to a back gate configura-
tion. Still, the bias point is sufficient to the negative side of
the minimum conductivity point to result in a majority of hole
carriers, unipolar conduction, throughout the GFET channel.17
The bias is essential to obtain a high enough gain, reducing
the uncertainty in the noise measurement. Operating at com-
paratively lower or higher drain bias either increased the
uncertainty or degraded the GFETs by exerting electrical
stress. The gate leakage current was IG  100 pA, which is
beneficial for a minimum level of shot noise ði2gs ¼ 2qIGDf Þ
and thus negligible contribution at the measured noise level.
The extrinsic fT (from short circuit current gain
jh21j ¼ 1) and fmax (Mason’s unilateral gain U¼ 1) of the
GFETs calculated from as-measured S-parameters were on
the order of 10.5GHz and 13GHz, respectively. The meas-
ured and modeled S-parameters of a representative GFET
are shown in Fig. 3.
The high frequency noise of a two-port network, such as
a FET, is expressed through the noise temperature, Tn. It
depends on the source reflection coefficient, Cs, presented to
the device input according to
Tn ¼ Tmin þ 4T0RnjCs  Coptj
2
Z0ð1 jCsj2Þj1þ Coptj2
; (1)
where Z0 is the reference impedance and T0¼ 290K. The
noise parameters defined in Eq. (1) are the minimum noise
temperature (Tmin), optimum source reflection coefficient
ðCoptÞ, where Tn¼ Tmin is attained, and the noise resistance
(Rn) quantifying the sensitivity to increased noise temperature
with Cs 6¼ Copt. The measured noise parameters, as well as the
calculated intrinsic device counterparts after de-embedding de-
vice parasitics, are shown in Figs. 4–6, respectively.
The extracted values of the parasitic components of the
GFET and the corresponding intrinsic device parameters are
listed in Table I. The source and drain contact resistances are
expressed as Rs ¼ Rd ¼ Ra þ Rmg, where Ra ¼ Rsheet LaW is
the resistance coming from the access region unaffected by
the top gate and Rmg ¼ qc=W is the metal to graphene con-
tact resistance. Rs and Rd are considered to be equal due to
the symmetric device layout. To obtain Rs and Rd, the sheet
resistance of graphene, Rsheet ¼ 583 X=, and contact resis-
tivity, qc ¼ 76 Xlm, were extracted via transfer length
method (TLM) measurements.18 Although Rsheet is consider-
ably higher than the values of highly doped III–V cap layers
in HEMTs, the final value Rs ¼ Rd ¼ 135 Xlm is compara-
ble to state-of-the-art HEMT technology. The gate resistance
was obtained to be 54 X=mm from DC end-to-end measure-
ment, i.e., measuring the DC resistance of the gate metaliza-
tion stack and accounting for the small-signal operation
FIG. 2. GFET small signal circuit with noise current definitions. In the PRC
model, Cor ¼ jIm ig  id
 
=
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
i2g  i2d
q
.
FIG. 3. Measured and modeled S-parameters of the GFET.
FIG. 4. Measured and modeled minimum noise temperature of the extrinsic
and de-embedded GFET.
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according to Rg,RF¼Rg,DC/3. The remaining parasitic com-
ponents of the GFET were extracted using separately fabri-
cated open and short structures. From the extrinsic GFET,
the parasitics were de-embedded to obtain the intrinsic de-
vice parameters using two-port parameter manipulations.19
Subsequently, the intrinsic noise parameters were obtained
by the noise correlation matrix approach.11 The noise current
sources for the drain and induced gate noise are shown in
Fig. 2. In the Pospieszalski model,10 these are described by
uncorrelated temperatures Td of Rds and Tg of Ri. On the
other hand, P and R of the PRC model have an imaginary
correlation factor jC.14 The parasitics contribute thermal
noise characterized by the ambient temperature, Ta.
Also shown in Figs. 4–6 are the model fits with
Td¼ 1950K and Tg¼ 700K, corresponding to P¼ 4,
R¼ 0.7, and C¼ 0.4. Ideally in a FET, fluctuations in the
drain current and gate voltage are perfectly correlated,
C ! 1, which is closely fulfilled in HEMTs under low noise
bias.20 The comparably low correlation in the GFET, despite
the excellent aspect ratio ðtAl2O3=LgÞ, indicates degraded
electrostatics possibly due to traps in the gate oxide. High
quality gate stacks are thus essential to increase the cancella-
tion of gate and drain noise20 and improve the GFET micro-
wave noise level. At the relatively high drain current used,
the power dissipation creates an electron temperature above
ambient.21 This is reflected in a gate temperature Tg > Ta.
The measured noise parameters obey the relation
1 	 4GoptRnT0=Tmin < 2, where Gopt ¼ Re½Yopt
 and Yopt is
the source admittance when Tn¼Tmin. Thus, the use of the
noise models10 is validated. The difference between extrinsic
and intrinsic Tmin lies mainly in Rpg, which is related to the
insufficiently insulating Si substrate, rather than an inherent
limitation of GFETs. A related issue is the modeled mini-
mum extrinsic noise temperature (Tmin,ex), which does not go
through 0K at zero frequency (Fig. 4). De-embedding of Rpg
results in minimum intrinsic noise temperature (Tmin,in) iden-
tical 0K at zero frequency for the GFET. In addition to Tn,
also the transistor gain is affected by the input impedance.
For comparison, the source reflection coefficient for maxi-
mum stable gain (GMSG) is also plotted in Fig. 5. It is appa-
rent that the required Cs for maximum gain is close to Copt
for minimum noise.
To compare the noise performance of GFETs with other
technologies, an appropriate frequency, f¼ 2 GHz, is chosen
considering the GFETs’ fT and fmax. For mature technologies,
the device gate lengths are shorter and reported measurement
frequencies in the literature are generally higher.
Consequently, the normalized figure of merit Tmin/f/L
(K/GHz/lm) is used to enable a more equitable comparison.
The comparison of fT, Tmin, and Tmin/f/L of microwave FET
technologies with GFETs at Ta¼ 300K is presented in Table
II. In the case of GFETs, Tmin¼Tmin,in is used in the compar-
ison. For mature technologies, the intrinsic and extrinsic
noise temperatures are similar and Tmin¼Tmin,ex is used.
For GFETs at 2GHz, Tmin,ex¼ 210K and Tmin,in¼ 100K
(from the model trend in Fig. 4) with Ga¼ 10.6 dB, i.e., the
associated gain with the input matched for minimum noise,
Cs ¼ Copt. In comparison to the recent 45 nm Si CMOS tech-
nology node22 using strained silicon and metal gates with
corresponding reduction in Tmin, GFETs show similar per-
formance in terms of noise judging from the Tmin/f/L values
keeping in mind that the improvement in Tmin saturates at
short gate lengths. This requires a successful scaling of the
gate length with maintained performance for the GFET.
Subtracting the pad noise, the GFET is not yet comparable to
GaAs MESFETs23 or III-V HEMT technologies.24,25
A limiting factor for the microwave noise is the reduced
carrier mobility in GFETs, in this case the hole mobility
lp¼ 450 cm2/Vs. The mobility indicates device operation in
FIG. 5. Measured and modeled optimum source reflection coefficient of the
extrinsic and de-embedded GFET.
FIG. 6. Measured and modeled noise resistance of the extrinsic and de-
embedded GFET.
TABLE I. Extracted parasitic and intrinsic parameters for the small-signal noise model in Fig. 2 with Ta¼ 297K.
Inductors pH Capacitors fF Resistors X Noise models Ref. 10/Ref. 14 Conductances mS
Lg 27 Cpg/Cpd 27/23 Rg/Ri 1/18 Tg/R 700K/0.7 gm 16
Ls 10 Cgs/Cgd 130/86 Rpg/Rpd 4000/4800 Td/P 1950K/4 gds 8
Ld 70 Cds 5 Rs/Rd 2.2 C 0/0.4
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a linear regime, rather than velocity saturation, despite the
high average field in the channel 1.4V/lm.17 An
upper limit estimate for the carrier velocity is set by the min-
imum carrier density, n0¼ 2 1012 cm2, from thermal gen-
eration2 and substrate impurities,17 i.e., v < IDS=ðWqn0Þ  1
107 cm=s. This is in reasonable agreement with vsat
¼ 1 2 107 cm=s at Ta¼ 300K ambient with n¼ 2–10
 1012 cm2 as limited by low energy SiO2 phonons.17 This
is in contrast to optimum low noise bias for III-V transistors,
where VDS and VGS are set for velocity saturation and low
IDS, respectively.
An observed mobility increase at cryogenic tempera-
tures in suspended graphene is likely to provide reduced
noise temperature, due to the decay of scattering from acous-
tic phonons. Nevertheless, on SiO2 substrate mobility is
mainly limited by Coulomb scattering from charged impur-
ities with little temperature dependence.26 Thus, also at cryo-
genic temperature, the noise performance will be limited by
the substrate. Opposed to outer noise limiting mechanisms,
inherently graphene has a low density of states close to the
Dirac point.2 This limits gm for a certain Fermi level shift,
with disadvantageous effect on Tmin / 1=fT / 1=gm.10
Opening of Eg > 0 by a nanoribbon channel
2 could boost fT
and thus Tmin further.
In summary, the device level noise characterization of a
GFET at microwave frequencies is reported in this paper.
The presented results are comparable with Si CMOS. A key
step to improve the noise level is to enhance the channel mo-
bility and reach saturated carrier transport. The substrate is
then critical for vsat to be limited only by highly energetic
phonons like in suspended graphene.27 Achieving gain for a
wider range of biases enables a more complete study with
enhanced measurement accuracy.
This work was supported by the Swedish Foundation of
Strategic Research (SSF) and the Knut and Alice Wallenberg
Foundation (KAW).
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TABLE II. Room temperature noise performance comparison of FETs. f is
the frequency at which Tmin was measured.
Technology
L
(lm)
f
(GHz)
fT
(GHz)
Tmin
(K)
Tmin/f/L
(K/GHz/lm)
GFET 1 2 10.5 100a 50
Si CMOS22 0.045 2 395 6.8b 76
GaAs MESFET23 0.90 2 10.5 43b 24
GaAs pHEMT24 0.25 2 100 13.7b 27
InP HEMT25 0.15 93 186 225.7b 16
aTmin¼Tmin,in.
bTmin¼Tmin,ex.
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